

CLAIMS

Sub 1
1. A method for programming a memory array, the method using programming pulses, the method comprising the step of:

adapting said programming pulses to the current state of said memory

5 array.

2. A method according to claim 1 wherein said step of adapting includes the steps of:

determining the voltage level of the programming pulse used to program generally the fastest bit of said memory array; and

10 setting an initial programming pulse level of said memory array to a level in the general vicinity of said programming pulse level of said generally fastest bit.

3. A method according to claim 2 and wherein said step of determining includes the steps of:

15 programming a small set of bits of said memory array;

setting a starting programming pulse level to a programming pulse level not higher than the programming pulse level used to program a fast bit of said — small set;

20 programming generally all of the bits of said memory array beginning at said starting programming pulse level; and

setting said initial programming pulse level to a programming pulse level in the general vicinity of a programming pulse level of a fast bit of generally all of said bits.

4. A method according to claim 1 wherein said general vicinity is not higher than said programming pulse level of said fast bit.

5. A method according to claim 3 wherein said generally all of the bits is all the bits of the array but the bits of said small set.

5 6. A method according to claim 3 wherein said generally all of the bits is all of the bits of said array.

7. A method according to claim 1 and wherein said step of adapting includes the steps of:

measuring the current threshold level of a bit to within a predetermined

10 range; and

selecting an incremental voltage level of a next programming pulse for said bit in accordance with said measured current threshold level.

8. A method according to claim 7 and wherein said step of measuring includes the step of having multiple verify levels for said array.

15 9. A method according to claim 8 and wherein said step of measuring also includes the step of after a programming pulse, comparing a threshold level of a group of bits which have received said programming pulse to at least one of said verify levels and said step of selecting includes the step of selecting a next programming pulse level according to generally the highest verify level
20 achieved by said group.

10. A method according to claim 9 and also comprising the steps of removing any bit which has been programmed from said group and repeating said steps of comparing and selecting until there are no more bits in said group.

11. A method according to claim 8 and wherein said step of measuring also includes the step of after a programming pulse, comparing a threshold level of a bit which received said programming pulse to at least one of said verify levels and said step of selecting includes the step of selecting a next programming pulse level according to generally the highest verify level achieved by said bit.

12. A method according to claim 7 and wherein the magnitude of said incremental voltage level corresponds to said measured current threshold level such that, after programming with said incremental voltage level, said bit generally is fully programmed.

13. A method according to claim 7 and wherein the magnitude of said incremental voltage level corresponds to said measured current threshold level such that, after programming with said incremental voltage level, said bit generally is slightly less than fully programmed.

14. A method according to claim 13 and also comprising the step of final programming said bit with a small incremental voltage level after said step of programming with said incremental voltage level.

15. A method for erasing a memory array, the method using erase pulses, the method comprising the step of:
adapting said erase pulses to the current state of said memory array.

16. A method according to claim 15 wherein said step of adapting includes the steps of:

determining erase conditions of the erase pulse used to erase a representative portion of said memory array; and

setting initial erase conditions of said memory array to the general vicinity of said erase conditions of said representative portion.

17. A method according to claim 15 and wherein said step of adapting includes the steps of:

5 measuring the current threshold level of a bit to within a predetermined range; and

 selecting an incremental voltage level of a next erase pulse for said bit in accordance with said measured current threshold level.

18. A method according to claim 17 and wherein said step of measuring
10 includes the step of having multiple verify levels for said array.

19. A method according to claim 17 and wherein said step of measuring also includes the step of after an erase pulse, comparing a threshold level of a group of bits which have received said erase pulse to at least one of said verify levels and said step of selecting includes the step of selecting a next erase pulse level
15 according to generally the lowest verify level achieved by said group.

20. A method according to claim 19 and also comprising the steps of removing any bit which has been erased from said group and repeating said steps of comparing and selecting until there are no more bits in said group.

21. A method according to claim 17 and wherein said step of measuring also
20 includes the step of after an erase pulse, comparing a threshold level of a bit which received said erase pulse to at least one of said verify levels and said step of setting includes the step of selecting a next erase pulse level according to generally the lowest verify level achieved by said bit.



Year	Age	Sex	Location	Notes
1971	20	M
1972	21	F
1973	22	M
1974	23	F
1975	24	M
1976	25	F
1977	26	M
1978	27	F
1979	28	M
1980	29	F
1981	30	M
1982	31	F
1983	32	M
1984	33	F
1985	34	M
1986	35	F
1987	36	M
1988	37	F
1989	38	M
1990	39	F
1991	40	M
1992	41	F
1993	42	M
1994	43	F
1995	44	M
1996	45	F
1997	46	M
1998	47	F
1999	48	M
2000	49	F
2001	50	M
2002	51	F
2003	52	M
2004	53	F
2005	54	M
2006	55	F
2007	56	M
2008	57	F
2009	58	M
2010	59	F
2011	60	M
2012	61	F
2013	62	M
2014	63	F
2015	64	M
2016	65	F
2017	66	M
2018	67	F
2019	68	M
2020	69	F
2021	70	M
2022	71	F
2023	72	M
2024	73	F
2025	74	M
2026	75	F
2027	76	M
2028	77	F
2029	78	M
2030	79	F
2031	80	M
2032	81	F
2033	82	M
2034	83	F
2035	84	M
2036	85	F
2037	86	M
2038	87	F
2039	88	M
2040	89	F
2041	90	M
2042	91	F
2043	92	M
2044	93	F
2045	94	M
2046	95	F
2047	96	M
2048	97	F
2049	98	M
2050	99	F
2051	100	M